

Y0001

P-Channel Enhancement Mode MOSFET

-20V(VDS) / ± 12 V(VGS) / -2.5A(ID)

Rev1.3



Wafer Specification

1. Order Information

Part No.	Description	Gross die / per 8" wafer
Y0001	-20V(V_{DS}) / ±12V(V_{GS}) / -2.5A(I_D) P-Channel Enhancement Mode MOSFET	154,660

2. Mechanical Data

Nominal Back Metal Composition, Thickness	Ti-Ni-Ag-Sn(36kA°)
Nominal Front Metal Composition, Thickness	AlCu (4μm)
Wafer Diameter	200mm, with 010 notch
Wafer Thickness	150μm±10μm
Scribe Line Width	60μm
Passivation	SRO+SiN

3. Key Electrical Characteristics of Die (at T_J = 25 °C, unless otherwise specified)

Parameter	Description	Min.	Typ.	Max.	Unit	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-20			V	V _{GS} =0V, I _D =-250μA
I _D (Device Ref)	Continuous Drain Current			-2.5	A	T _J =25°C
R _{DS(on)} (CP)	Static Drain-to-Source On-Resistance		87	112	mΩ	V _{GS} =-4.5V, I _D =-1A
			117	157	mΩ	V _{GS} =-2.5V, I _D =-1A
R _{DS(on)} (FT)	Static Drain-to-Source On-Resistance		90	115	mΩ	V _{GS} =-4.5V, I _D =-2.3A
			120	160	mΩ	V _{GS} =-2.5V, I _D =-1A
V _{GS(th)}	Gate Threshold Voltage	-0.5	-0.7	-1.0	V	V _{DS} =V _{GS} , I _D =-250μA
I _{DSS}	Drain-to-Source Leakage Current			-1	μA	V _{DS} =-20V, V _{GS} =0V
I _{GSS}	Gate-to-Source Leakage Current			±100	nA	V _{GS} =±12V, V _{DS} =0V
T _J , T _{STG}	Operating and Storage Temperature	-55°C to 150°C Max				

4. Die Outline

	Die Size: 449μm × 422μm (including scribe line)
	Gate: 130μm × 130μm
	For SOT23-3 package Suggest Bonding wire: Gate: 1 × 1.0 mil Cu Source: 3 × 1.65 mil Cu