

Y0026

P-Channel Enhancement Mode MOSFET

-17V(VDS) / ± 12 V(VGS) / -2A(ID))

Rev0.2



Wafer Specification

1. Order Information

Part No.	Description	Gross die / per 8" wafer
Y0026	-17V(V_{DS}) / ± 12 V(V_{GS}) / -2A(I_D) P-Channel Enhancement Mode MOSFET	154,646


2. Mechanical Data

Nominal Back Metal Composition, Thickness	Ti-Ni-Ag-Sn(36kA°)
Nominal Front Metal Composition, Thickness	AlCu (4 μ m)
Wafer Diameter	200mm, with 010 notch
Wafer Thickness	150 μ m $\pm$ 10 μ m
Scribe Line Width	60 μ m
Passivation	SRO+SiN

3. Key Electrical Characteristics of Die (at $T_J = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Description	Min.	Typ.	Max.	Unit	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	-12			V	$V_{GS}=0\text{V}$, $I_D=-250\mu\text{A}$
$I_{D(\text{Device Ref})}$	Continuous Drain Current			-2	A	$T_J=25^\circ\text{C}$
$R_{DS(on)(CP)}$	Static Drain-to-Source On-Resistance		85	122	m Ω	$V_{GS}=-4.5\text{V}$, $I_D=-1\text{A}$
			117	187	m Ω	$V_{GS}=-2.5\text{V}$, $I_D=-1\text{A}$
$R_{DS(on)(FT)}$	Static Drain-to-Source On-Resistance		88	125	m Ω	$V_{GS}=-4.5\text{V}$, $I_D=-2\text{A}$
			120	190	m Ω	$V_{GS}=-2.5\text{V}$, $I_D=-1\text{A}$
$V_{GS(th)}$	Gate Threshold Voltage	-0.4	-0.65	-1.0	V	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current			-1	μA	$V_{DS}=-12\text{V}$, $V_{GS}=0\text{V}$
I_{GSS}	Gate-to-Source Leakage Current			± 100	nA	$V_{GS}=\pm 12\text{V}$, $V_{DS}=0\text{V}$
T_J, T_{STG}	Operating and Storage Temperature	-55 $^\circ\text{C}$ to 150 $^\circ\text{C}$ Max				

4. Die Outline

	Die Size: 449 μ m $\times$ 422 μ m (including scribe line)
	Gate: 130 μ m $\times$ 130 μ m
	For SOT-23 package Suggest Bonding wire: Gate: 1 $\times$ 1.0 mil Cu Source: 4 $\times$ 1.65 mil Cu